

REDUCING SPARKLE ARTIFACTS WITH LOW BRIGHTNESS PROCESSING

Background of the Invention1. Field of the Invention

This invention relates to the field of video systems
5 utilizing a liquid crystal display (LCD), and in particular,
to video systems utilizing normally white liquid crystal on
silicon imagers.

2. Description of Related Art

Liquid crystal on silicon (LCOS) can be thought of as one
10 large liquid crystal formed on a silicon wafer. The silicon
wafer is divided into an incremental array of tiny plate
electrodes. A tiny incremental region of the liquid crystal
is influenced by the electric field generated by each tiny
plate and the common plate. Each such tiny plate and
15 corresponding liquid crystal region are together referred to
as a cell of the imager. Each cell corresponds to an
individually controllable pixel. A common plate electrode is
disposed on the other side of the liquid crystal. Each cell,
or pixel, remains lighted with the same intensity until the
20 input signal is changed, thus acting as a sample and hold.
The pixel does not decay, as is the case with the phosphors in
a cathode ray tube. Each set of common and variable plate
electrodes forms an imager. One imager is provided for each
color, in this case, one imager each for red, green and blue.

25 It is typical to drive the imager of an LCOS display with
a frame-doubled signal to avoid 30 Hz flicker, by sending
first a normal frame (positive picture) and then an inverted
frame (negative picture) in response to a given input picture.
The generation of positive and negative pictures ensures that
30 each pixel will be written with a positive electric field
followed by a negative electric field. The resulting drive
field has a zero DC component, which is necessary to avoid the
image sticking, and ultimately, permanent degradation of the
imager. It has been determined that the human eye responds to

the average value of the brightness of the pixels produced by these positive and negative pictures.

The drive voltages are supplied to plate electrodes on each side of the LCOS array. In the presently preferred LCOS system to which the inventive arrangements pertain, the common plate is always at a potential of about 8 volts. This voltage can be adjustable. Each of the other plates in the array of tiny plates is operated in two voltage ranges. For positive pictures, the voltage varies between 0 volts and 8 volts. For negative pictures the voltage varies between 8 volts and 16 volts.

The light supplied to the imager, and therefore supplied to each cell of the imager, is field polarized. Each liquid crystal cell rotates the polarization of the input light responsive to the root mean square (RMS) value of the electric field applied to the cell by the plate electrodes. Generally speaking, the cells are not responsive to the polarity (positive or negative) of the applied electric field. Rather, the brightness of each pixel's cell is generally only a function of the rotation of the polarization of the light incident on the cell. As a practical matter, however, it has been found that the brightness can vary somewhat between the positive and negative field polarities for the same polarization rotation of the light. Such variation of the brightness can cause an undesirable flicker in the displayed picture.

In this embodiment, in the case of either positive or negative pictures, as the field driving the cells approaches a zero electric field strength, corresponding to 8 volts, the closer each cell comes to white, corresponding to a full on condition. Other systems are possible, for example where the common voltage is set to 0 volts. It will be appreciated that the inventive arrangements taught herein are applicable to all such positive and negative field LCOS imager driving systems.

Pictures are defined as positive pictures when the variable voltage applied to the tiny plate electrodes is less than the voltage applied to the common plate electrode, because the higher the tiny plate electrode voltage, the brighter the pixels. Conversely, pictures are defined as negative pictures when the variable voltage applied to the tiny plate electrodes is greater than the voltage applied to the common plate electrode, because the higher the tiny plate electrode voltage, the darker the pixels. The designations of pictures as positive or negative should not be confused with terms used to distinguish field types in interlaced video formats.

The present state of the art in LCOS requires the adjustment of the common-mode electrode voltage, denoted V_{ITO} , to be precisely between the positive and negative field drive for the LCOS. The subscript ITO refers to the material indium tin oxide. The average balance is necessary in order to minimize flicker, as well as to prevent a phenomenon known as image sticking.

INS
al
A light engine having an LCOS imager has a severe non-linearity in the display transfer function, which can be corrected by a digital lookup table, referred to as a gamma table. The gamma table corrects for the differences in gain in the transfer function. Notwithstanding this correction, the strong non-linearity of the LCOS imaging transfer function for a normally white LCOS imager means that dark areas have a very low light-versus-voltage gain. The gamma table thus determines the maximum gain between adjacent pixels. Thus, at lower brightness levels, adjacent pixels that are only moderately different in brightness need to be driven by very different voltage levels. This produces a fringing electrical field having a component orthogonal to the desired field. This orthogonal field produces a brighter than desired pixel, which in turn can produce undesired bright edges on objects.

The presence of such orthogonal fields is denoted declination. The image artifact caused by declination and perceived by the viewer is denoted sparkle. The areas of the picture in which declination occurs appear to have sparkles of light over the underlying image. In effect, dark pixels affected by declination are too bright, often five times as bright as they should be. Sparkle comes in red, green and blue colors, for each color produced by the imagers. However, the green sparkle is the most evident when the problem occurs. Accordingly, the image artifact caused by declination is also referred to as the green sparkle problem.

LCOS imaging is a new technology and green sparkle attributed to declination errors is a new kind of problem. Various proposed solutions process the entire luminance component of the picture, and in so doing, degrade the quality of the entire picture. The trade-off for reducing declination and the resulting sparkle is a picture with virtually no horizontal sharpness at all. Picture detail and sharpness simply cannot be sacrificed in that fashion.

One skilled in the art would expect the sparkle artifact problem attributed to declination to be addressed and ultimately solved in the imager as that is where the declination occurs. However, in an emerging technology such as LCOS, there simply isn't an opportunity for parties other than the manufacturer of the LCOS imagers to fix the problem in the imagers. Moreover, there is no indication that an imager-based solution would be applicable to all LCOS imagers. Accordingly, there is an urgent need to provide a solution to this problem that can be implemented without modifying the LCOS imagers.

Brief Summary of the Invention

TAS
out
 The inventive arrangements taught herein solve the problem of sparkle in LCOS imagers attributed to declination without degrading the high definition sharpness of the resulting display. Moreover, and absent an opportunity to address the problem by modification of LCOS imagers, the inventive arrangements advantageously solve the sparkle problem by modifying the video signal to be displayed, thus advantageously presenting a solution that can be applied to all LCOS imagers. The video signal can be, for example, an input luminance signal or a video drive signal. The video signal is signal processed in such a way that higher brightness level information is advantageously unchanged, thus retaining high definition detail. At the same time, the lower brightness levels of the luminance component that directly result in sparkle are filtered and limited in such a way that the sparkle is advantageously prevented altogether, or at least, is reduced to a level that cannot be perceived by a viewer. The signal processing or filtering of the lower brightness level information advantageously does not adversely affect the detail of the high definition display. Moreover, the signal filtering and limiting advantageously can be adjusted or calibrated in accordance with the non-linearity of any gamma table, and thus, can be used with and adjustably fine tuned for different LCOS imagers in different video systems.

In a presently preferred embodiment, the luminance signal of a picture is decomposed twice into a higher brightness level signal and a lower brightness level signal. The demarcation between higher and lower brightness levels is adjustable and preferably related to the transition between the lower and higher gain portions of the gamma table. The lower brightness levels of the luminance signal are both low pass filtered and slew rate limited.

The lower brightness level signal is low pass filtered after the first decomposing to reduce the difference in brightness levels between adjacent pixels. The higher brightness level signal is delayed in time to match the processing delay through the low pass filter. The delay matched higher brightness level signal and the low pass filtered lower brightness level signal are then combined to form an intermediate luminance signal.

The intermediate luminance signal is decomposed into a higher brightness level signal and a lower brightness level signal. The demarcation between higher and lower brightness levels is also adjustable and also preferably related to the transition between the lower and higher gain portions of the gamma table. The lower brightness level signal is slew rate limited after the second decomposing to limit the difference in brightness levels between adjacent pixels. The higher brightness level signal is delayed in time to match the processing delay through the slew rate limiter. The delay matched higher brightness level signal and the slew rate limited lower brightness level signal are then combined to form a modified output luminance signal.

In a video display system the modified output luminance signal can be supplied to a color space converter, also referred to as a matrix, together with the R-Y and B-Y chrominance signals. The chrominance signals are also delayed to match the delay through the sparkle reduction circuit. The outputs of the color space converter are video drive signals, for example, R G B, supplied to the LCOS imager. The sparkle reduction processing changes the brightness levels of the pixels in the lowest brightness levels, corresponding to the highest gain portions of the gamma table, in such a way as to reduce the occurrence of declination in the LCOS imager.

A threshold for the luminance signal decomposer, for example, can be expressed as a digital fraction, for example a

digital value of 60 out of a range of 255 digital steps (60/255), as would be present in an 8-bit signal. The threshold can also be expressed in IRE, which ranges from 0 to 100 in value, 100 IRE representing maximum brightness. The IRE level can be calculated by multiplying the digital fraction by 100. The IRE scale is a convenient way to normalize and compare brightness levels between signals having different numbers of bits.

The threshold values for the first and second decomposers, the frequency characteristic of the low pass filter and the positive negative slew rate limits can advantageously be selected independently of one another. This enables each one of the constituent components to be related to a different sub-portion of the higher gain portion of the gamma table. In this respect, the different values can nevertheless advantageously be selected with regard to one another to enable the constituent components to act together to provide an optimal result. The following values have been selected for the presently preferred embodiment: the threshold value for the first luminance decomposer is 60, corresponding to approximately 24 IRE for an 8-bit signal; the low pass filter has the frequency characteristic of a normalized 1:2:1 Z-transform; the threshold value for the second luminance decomposer is 10, corresponding to approximately 3.9 IRE for an 8-bit signal; and, the positive and negative slew rates are each limited to one digital value, corresponding to approximately 0.39 IRE for an 8-bit signal. In the presently preferred embodiment the frequency characteristic of the low pass filter is fixed and is not thereafter adjustable. Nevertheless, the frequency characteristic can advantageously be designed for optimized operation within the expected ranges of the selectable threshold values and the selectable slew rate limits.

A method for reducing sparkle artifacts in a liquid crystal imager, in accordance with the inventive arrangements, comprises the steps of: low pass filtering only a first lower brightness level signal component of a video signal; and, slew rate limiting only a second lower brightness level signal component of the video signal having the low pass filtered signal component, the video signal having the low pass filtered and the slew rate limited signal components being less likely to result in sparkle artifacts in the imager.

An apparatus for reducing sparkle artifacts in a liquid crystal imager, in accordance with the inventive arrangements, comprises: means for low pass filtering only a first lower brightness level signal component of a video signal; and, means for slew rate limiting only a second lower brightness level signal component of the video signal having the low pass filtered signal component, the video signal having the low pass filtered and the slew rate limited signal components being less likely to result in sparkle artifacts in the imager.

The inventive arrangements are presently embodied in a two-stage or tandem sparkle reduction process and in a two-stage or tandem sparkle reduction processor, as well as video display processing and a video display system. In each of these inventive arrangements, the low pass filtering preferably occurs in the first stage and the slew rate limiting occurs in the second stage. The low pass filtering preferably precedes the slew rate limiting. The use of the noted presently preferred values in the sparkle reduction processing of the video signal taught herein has been found to reduce the sparkle problem for specific, associated LCOS imagers by more than approximately 95%. It will be appreciated by those skilled in the art that other values would likely be selected to achieve optimum results with other liquid crystal imagers in other liquid crystal video display

systems. At present, there is no formula for predicting or calculating optimum values in advance.

Brief Description of the Drawings

Figure 1 is a block diagram of a sparkle reducing circuit in accordance with the inventive arrangements.

5 Figure 2 is a block diagram useful for explaining the operation of decomposers in Figure 1.

Figure 3 is a block diagram useful for explaining the operation of a delay matching circuit and a low pass filter in Figure 1.

10 Figure 4 is a block diagram useful for explaining the operation of a delay matching circuit and a slew rate limiter in Figure 1.

Figure 5 is a block diagram of a portion of a video display system incorporating different combinations of sparkle reducing circuits.

15 Figures 6(a)-6(e) are waveforms useful for explaining the operation of the first stage of the sparkle reducing circuit in Figure 1.

20 Figures 7(a)-7(e) are waveforms useful for explaining the operation of the second stage of the sparkle reducing circuit in Figure 1.

Detailed description of the Preferred Embodiments

TS
ab
A circuit for reducing sparkle artifacts attributed to declination errors in liquid crystal video systems, for example LCOS video systems, is shown in Figure 1 and generally denoted by reference numeral 10. The circuit 10 is a tandem processor, comprising a first stage 10A in which lower brightness levels are low pass filtered and a second stage 10B in which low pass filtered lower brightness levels are slew rate limited.

The first stage 10A comprises a first decomposer 12, a low pass filter 22, a delay match circuit 24 and an algebraic unit 26. An input video signal X, for example a luminance signal or a video drive signal, is modified by the circuit 10, and in response, an intermediate video signal X' is generated. The video signal is a digital signal, and the waveform is a succession of digital samples representing brightness levels. The brightness levels are measured, for example, in IRE values. The intermediate signal X' has a similar digital format. The first decomposer 12 generates a higher brightness level signal 20 and a lower brightness level signal 18. The operation of decomposer 12 is illustrated in Figure 2.

With reference to Figure 2, a block 14 has a first set of rules for generating the higher brightness level signal. The input signal X represents a succession of brightness level samples defining a luminance input signal. The brightness level of each sample can be expressed numerically as a digital value or an IRE level, for example 60/255 or 24 IRE, as explained above. The letter T represents a threshold value, which can also be expressed as a digital value or an IRE level. If X is greater than T, then the brightness level H of the higher brightness level signal is equal to X minus T. If X is less than T, then the brightness level H of the higher brightness level signal is equal to 0. The output of block 14

is denoted $HIGH_1$ to distinguish from an output of a second decomposer 30.

A block 16 has a second set of rules for generating the lower brightness level signal. If X is greater than T , then the brightness level L of the lower brightness level signal is equal to the threshold T . If X is less than T , then the brightness level L of the lower brightness level signal is equal to X . The output of block 16 is denoted LOW_1 to distinguish from an output of the second decomposer 30.

It may be noted that when $X = T$, the output of block 14 will be the same whether X is defined as less than or equal to T , or X is defined as greater than or equal to T . In each case, H is equal to 0. It may also be noted that when $X = T$, the output of block 16 will be the same whether X is defined as less than or equal to T , or X is defined as greater than or equal to T . In each case, L is equal to X .

Referring again to Figure 1, the lower brightness level signal 18 is an input to the low pass filter 22. The higher brightness level signal 20 is an input to the delay match circuit 24. The details of the low pass filter 22 and the delay match circuit 24 are shown in Figure 3. Low pass filter 22 is embodied as a normalized 1:2:1 Z-transform, which is also described by the formula $(1 + 2Z^{-1} + Z^{-2})/4$. The LOW_1 signal is an input to a first one-clock-period delay 221 and a first input to a summing algebraic unit 222. The output of the first one-clock-period delay is an input to a second one-clock-period delay 223 and a multiply-by-2 algebraic unit 224. The output of the second one-clock-period delay is a second input to the summing algebraic unit 222. The output of the summing algebraic unit 222 is a first input to a second summing algebraic unit 225. The output of the multiply-by-2 algebraic unit is a second input to the second summing algebraic unit 225. The output of the algebraic summing unit

225 is an input to a divide-by-4 algebraic unit 226. The output of the algebraic unit 226 is LOW_f .

The low pass filtering incurs a one clock period delay, and accordingly, the delay match circuit 24 provides a one-
 5 clock-period delay for the higher brightness level signal. The low pass filtered lower brightness level signal LOW_f , and the delayed higher brightness level signal $HIGH_{1d}$ are combined in summing algebraic unit 26, which generates the intermediate signal X' .

10 The second stage 10B comprises the second decomposer 30, a slew rate limiter 36, a second delay match circuit 38 and a second algebraic unit 40. The input signal X' is the intermediate signal generated by the first stage 10A. The output is a modified luminance signal X'' . The decomposer 30
 15 generates a higher brightness level signal 34 and a lower brightness level signal 32. The operation of decomposer 30 is the same as explained in connection with decomposer 12 illustrated in Figure 2. The same sets of rules apply, but as noted, the threshold value T need not be the same in
 20 decomposers 12 and 30. The outputs of blocks 14 and 16 are denoted $HIGH_2$ and LOW_2 to distinguish from the outputs of the first decomposer 12.

Referring again to Figure 1, the lower brightness level signal LOW_2 on line 32 is an input to the slew rate limiter
 25 36. The higher brightness level signal $HIGH_2$ on line 34 is an input to the delay match circuit 38. The details of the slew rate limiter 36 and the delay match circuit 38 are shown in Figure 4. Slew rate limiter 36 assures that successive output signals from the slew rate limiter will not vary by more than
 30 the predetermined slew rate. The decomposed LOW_2 signal is an input to an algebraic unit 361. The other input to the algebraic unit 361 is the preceding output of the slew rate limiter stored in latch 372. The last output value LOW_s is

subtracted from the input value to determine the difference. The difference on output line 362 is an input to a first comparator 364 denoted MIN and a second comparator 365 denoted MAX. The difference is tested in the MIN circuit to see if
5 the difference is greater than a positive slew limit S and is also tested in the MAX circuit to see if the difference is more negative than the negative slew limit $-S$. It is not necessary that the positive and negative slew limits have the same absolute value, although the same absolute value is used
10 in the embodiment shown in Figure 4.

The most significant bit (MSB) of the difference signal 362 is the control input to a multiplexer (MUX) 368. The most significant bit of the difference indicates the polarity of the difference and selects the output 366 of comparator 364 or
15 the output 367 of comparator 365. The output of the MIN comparator is selected when the difference is positive and the output of the MAX comparator is selected when the difference is negative. The output of the multiplexer on line 369 is a slew rate limited difference that is added to the brightness
20 level of the previous slew rate limited output pixel in algebraic unit 370, in order to generate the next new pixel. The output of the algebraic unit 370 on line 371 is stored in the latch 372. The LOWs output of the latch 372 is a stream of slew rate limited pixels. The embodiment of the slew rate
25 limiter shown in Figure 4 incurs a one-pixel delay, even if the slew rate is not limited. The clock signals are omitted from Figure 4 for purposes of clarity.

Although the positive and negative slew rates in the example shown in Figure 4 have the same absolute value, this
30 need not be the case. Advantageously, the slew rates can be set independently for sample values greater than the preceding sample value and for sample values less than the preceding pixel value. If the positive and negative slew rates are equal to 1, for example, then successive outputs of the slew

rate limiter will not differ from one another by more than 1 digital value step. If the LOW_S signal has an 8-bit value, then successive outputs of the slew rate limiter will not differ from one another by more than one step out of 256 states, corresponding to approximately 0.39 IRE.

The one pixel delay of the slew rate limiter corresponds to a one clock period delay, and accordingly, the delay match circuit 38 provides a one-clock-period delay for the higher brightness level signal. It is possible under some circumstances that the delay incurred by the slew rate limiter can exceed a one-clock-period delay, but the delay match circuit need not be adjusted accordingly. The slew rate limited lower brightness level signal LOW_S and the delayed higher brightness level signal HIGH_{2d} are combined in the algebraic unit 40, which generates the output signal X''.

The first and second lower brightness level signal components can advantageously be defined by selecting different brightness thresholds in accordance with transitions between lower and higher level gain portions of a gamma table associated with the LCOS imager. Slew rate limits can advantageously be selected in accordance with the lower and higher level gain portions of the gamma table. The response of different stages of the sparkle reduction processing, and processor, can therefore advantageously be adjusted in accordance with different sub-portions of the higher gain portion of the gamma table.

A video system 50 shown in Figure 4 illustrates various combinations in which video signals, for example luminance signals and video drive signals, can be processed for sparkle reduction. A color space converter, or matrix, 52 generates video drive signals, for example RGB, responsive to a luminance signal, denoted LUMA, and chrominance signals,

denoted CHROMA. The chrominance signals are more particularly designated R-Y and B-Y.

Two sets of inputs to the color space converter 52 are denoted 54A and 54B. In set 54A the LUMA signal input is modified by sparkle reduction processor (SRP) 10 to generate LUMA''. The CHROMA signals are delayed by delay match (DM) circuits 56. The delay match is two clock periods, one for the first stage 10A and one for the second stage 10B. In set 54B the LUMA signal is not modified and the CHROMA signals are not delay matched.

Four sets of outputs from the color space converter 52 are denoted 60A, 60B, 60C and 60D. In set 60A the video drive signals RGB are not modified. In set 40B, each one of the RGB video drive signals is modified by a sparkle reduction processor 10 to generate R'', G'' and B''. No delay matching is necessary. In set 60C only one of the video drive signals, for example G, is modified by sparkle reduction processor 10 to generate G''. The remaining video drive signals are delayed by delay matching circuits 56. This delay match is also two-clock-periods. In set 60D only two of the video drive signals, for example R and G, are modified by sparkle reduction processors 10 to generate R'' and G''. The remaining video drive signal is delayed by delay matching circuit 56. Input set 54A can be used with any one of output sets 60A, 60B, 60C or 60D. Input set 54B can be used with any one of output sets 60B, 60C or 60D. The combination of input set 54B and output set 60A does not include sparkle reduction processing.

It has been found that using the combination of input set 54A and output set 60A reduces the sparkle artifact attributed to declination by more than approximately 95%. It should be remembered that the threshold values for each of the decomposers, the frequency characteristic of the filter and the slew rate limits can advantageously be independently

selected. This enables the sparkle reduction processing to be fine tuned to different LCOS imagers in different video display systems.

The response of the first stage of circuit 10 in Figure 1 to a specific input signal is illustrated in Figures 6(a) through 6(e). For purposes of illustration, the threshold T is set to the digital value or state of 60, corresponding to approximately 24 IRE for an 8-bit signal. The low pass filter operates according to the normalized 1:2:1 Z-transform. The response of the second stage of circuit 10 in Figure 1 to the output of the first stage is illustrated in Figures 7(a) through 7(e). For purposes of illustration, the threshold T is set to the digital value or state of 10, corresponding to approximately 3.9 IRE for an 8-bit signal. For purposes of illustration, the positive and negative slew rates are each limited to one digital state or value, corresponding to approximately 0.39 IRE for an 8-bit signal.

It should be noted that the vertical scales for Figures 6(a) through 6(e) are not all the same. The value of the brightness level is equal to a clearly discernable value along the y-axis, except in Figure 6(e), where each sample is also accompanied by its digital value. None of the y-axis scales is the same in Figures 7(a) through 7(e). The values for each sample are clearly discernable except in Figures 7(a) and 7(e), where each sample is also accompanied by its digital value. It should also be noted that Figures 6(e) and 7(a) are the same waveform.

In Figure 6(a), stage 10A has an input signal X having the luminance values shown by the black dots. Each black dot represents a sample of a luminance value as an input to the decomposer 12. Each sample represents the brightness level of a pixel. The signal X can be seen as including a pulse followed by an impulse. The threshold value of T, as

explained in connection with the rules of Figure 2, is equal to 60 in this example.

The first two values of X are 0. In accordance with block 14, the value of the delay matched higher brightness level signal HIGH_{1d} in Figure 6(b) is 0 because X is less than T. The next three input values are 80. The corresponding levels of the higher brightness level signal in Figure 6(b), which is the HIGH_{1d} output of the delay match circuit, are 20 because the output value equals the input value minus the threshold value (X-T). The remaining sample values are calculated in the same fashion.

With reference to Figure 6(c), the first two output values of the lower brightness level signal LOW₁ are 0, because the input is less than the threshold and the output equals the input. The next three output values are equal to 60 because the input value is greater than that threshold, and for LOW₁, the output equals the threshold value. The remaining samples are calculated in the same fashion.

Figure 6(d) represents the output LOW_f of low pass filter responsive to the signal shown in Figure 6(c). It can be noted that the pulse and impulse which are still evident in the waveform of Figure 6(c) have been considerably smoothed, or rolled off, by the low pass filtering.

Figure 6(e) is the intermediate signal X', which is the sum of the waveforms in Figures 6(b) and 6(d). The values of each sample other than 0 are noted. It can be seen from the waveform in Figure 6(e) that the essential character of the pulse and of the impulse in the input waveform X been retained in the intermediate waveform X', but sharp edges or transitions between adjacent sample values have been advantageously reduced.

The response of the second stage 10B of circuit 10 in Figure 1 to the intermediate waveform X' is illustrated in

Figures 7(a) through 7(e). The threshold value of T for the second decomposer 30 is equal to 10, corresponding to approximately 3.9 IRE. The slew rate limits of the slew rate limiter 36 are set to 1 and to -1. Accordingly, successive
 5 output samples of the slew rate limiter cannot vary from one another by more than one digital state or step, approximately 0.39 IRE.

Figure 7(a) illustrates the same intermediate waveform X' as in Figure 6(e). The first value of X' is 0. In accordance with block 14, the value of the higher brightness level signal in Figure 7(b), which is the output HIGH_{2d} of the delay match circuit 38, is 0 because X is less than T. The next five input values are greater than the threshold T, so that each corresponding output value is calculated by subtracting 10 from the brightness level in Figure 7(a). Where X' is 15, for example, HIGH₂ is 5. Where X' is 65, for example, HIGH₂ is 55. The following values of HIGH_{2d} are 70, 55, 5, 0, 5, 40 and 5.

With reference to Figure 7(c), the first output value of the lower brightness level signal LOW₂ is 0, because the input is less than the threshold and the output equals the input. The next five output values are equal to 10 because the input value is greater than the threshold, so the output equals the threshold value. The remaining samples are calculated in the
 25 same fashion.

Figure 7(d) represents the output LOW_s of slew rate limiter 36 responsive to the signal shown in Figure 7(c). The value of the first sample of LOW₂ is 0. Since 0 is less than 1, the values of the first samples of LOW_s is 0. The value of the second sample of LOW₂ is 10. Since 10 exceeds 0 by more than the slew limit of 1, the value of the second sample of LOW_s is 1. The value of the third sample of LOW₂ is 10. Since 10 exceeds 1 by more than the slew limit of 1, the value

of the third sample of LOWs is 2. The value of the fourth sample of LOW₂ is 10. Since 10 exceeds 2 by more than the slew limit of 1, the value of the fourth sample of LOWs is 3. The value of the fifth sample of LOW₂ is 10. Since 10 exceeds 3 by more than the slew limit of 1, the value of the fifth sample of LOWs is 4. The value of the sixth sample of LOW₂ is 10. Since 10 exceeds 4 by more than the slew limit of 1, the value of the sixth sample of LOWs is 5. The value of the seventh sample of LOW₂ is 0. Since 0 is less than 5 by more than the slew limit of 1, the value of the seventh sample of LOWs is 4. The value of the eighth sample of LOW₂ is 10. Since 10 exceeds 4 by more than the slew limit of 1, the value of the eighth sample of LOWs is 5. The value of the ninth sample of LOW₂ is 10. Since 10 exceeds 5 by more than the slew limit of 1, the value of the ninth sample of LOWs is 6. The remaining values can be calculated in a similar manner. The effect of the slew rate limiting on smoothing or rolling off the slopes and transitions of the waveform in Figure 7(c) is evident.

Finally, Figure 7(e) is the output signal X'', which is the sum of the waveforms in Figures 7(b) and 7(d). It can be noted from the waveform in Figure 7(e) that the essential character of the pulse and of the impulse in the input waveform X been retained in the output waveform X'' after the tandem processing, but sharp edges or transitions between adjacent sample values have been advantageously reduced. The maximum amplitudes of the pulse and impulse have also been advantageously reduced, and there are a smaller number of zero values as well. Only the very dark areas of the picture are noticeably affected by the sparkle reduction processing, as evidenced by the very low IRE values of the decomposer thresholds and the slew rate limits. Accordingly, the high definition horizontal resolution is advantageously maintained.

The methods and apparatus illustrated herein teach how the brightness levels of adjacent pixels can be restricted or limited in the horizontal direction, and indeed, these methods and apparatus solve the sparkle problem. Nevertheless, these
5 methods and apparatus can also be extended to restricting or limiting brightness levels of adjacent pixels in the vertical direction, or in both the horizontal and vertical directions.